

Approval

TFT LCD Approval Specification

MODEL NO.: N156B3-L04

Customer :	Sony
Approved by :	_
Note:	

核准時間	部門	審核	角色	投票
2009-12-25 14:21:44	NB 產品管理處	楊 2009.12.25 竣 傑	Director	Accept



Approval

②

- CONTE	ENTS -	
REVISION HISTORY		3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS		4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS		5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT		7
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE 4.2 BACKLIGHT UNIT		12
5. INPUT TERMINAL PIN ASSIGNMENT 5.1 TFT LCD MODULE 5.2 TIMING DIAGRAM OF LVDS INPUT SIGNAL 5.3 COLOR DATA INPUT ASSIGNMENT 5.4 EDID DATA STRUCTURE		13
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE)	19
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS		21
8. PRECAUTIONS 8.1 HANDLING PRECAUTIONS 8.2 STORAGE PRECAUTIONS 8.3 OPERATION PRECAUTIONS		25
9. PACKING 9.1 CARTON 9.2 PALLET		26
10. DEFINITION OF LABELS 10.1 CMO MODULE LABEL 10.2 CARTON LABEL		28
11. MECHANICAL DRAWING		30





Approval

REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver. 3.0	Jul. 15, 2009	All		Approval specification 3.0 was first issued for Sony.
Ver. 3.1	Dec.21, 2009	All	All	Approval specification 3.1 was first issued for Sony.



Approva

1. GENERAL DESCRIPTION

1.1 OVERVIEW

N156B3-L04 is a 15.6" (15.547" diagonal) TFT Liquid Crystal Display module with single CCFL Backlight unit and 30 pins LVDS interface. This module supports 1366 x 768 HD mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction. The inverter module for Backlight is not built in.

1.2 FEATURES

- HD (1366 x 768 pixels) resolution
- 3.3V LVDS (Low Voltage Differential Signaling) interface with 1 pixel/clock

1.3 APPLICATION

- TFT LCD Notebook

1.4 GENERAL SPECIFICATIONS


Item	Specification	Unit	Note
Active Area	344.232(H) × 193.536(V) (15.547" diagonal, equals to 39.489cm)	mm	(1)
Bezel Opening Area	348.43 (H) x 197.74 (V)	mm	
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1366 x R.G.B. x 768	pixel	-
Pixel Pitch	0.252 (H) x 0.252 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Hard coating (3H), Glare	-	-

1.5 MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal(H)	358.8	359.3	359.8	mm	
Module Size	Vertical(V)	209	209.5	210	mm	(1)
	Thickness(T)	-	5.9	6.2	mm	
V	/eight		500	515	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.










2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	Unit	Note		
Item	Syllibol	Min.	Max.	Offic	Note	
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)	
Shock (Non-Operating)	S _{NOP}	-	220/2	G/ms	(3), (5)	
Vibration (Non-Operating)	V_{NOP}	-	1.5	G	(4), (5)	


- Note (1) (a) 90 %RH Max. (Ta <= 40 °C).
 - (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
 - (c) No condensation.
- The temperature of panel surface should be 0 °C min. and 60 °C max. Note (2)

Relative Humidity (%RH)



- Note (3) 1 time for ± X, ± Y, ± Z. for Condition (220G / 2ms) is half Sine Wave,.
- Note (4) 10~500 Hz, 0.5hr/cycle 1cycle for X,Y,Z
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

The fixing condition is shown as below:





Approva

2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Offic	Note	
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)	
Logic Input Voltage	V_{IN}	-0.3	VCCS+0.3	V	(1)	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

2.2.2 BACKLIGHT UNIT

Itom	Symbol Value		lue	Unit	Note	
Item	Symbol	Min.	Max.	Offile	Note	
Lamp Voltage	V_L	-	803	V_{RMS}	(1) , (2) , $I_L = 6.0 \text{ mA}$	
Lamp Current	Ι _L	-	7.0	mA_{RMS}	(1) (2)	
Lamp Frequency	F _L	45	80	KHz	(1), (2)	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) Specified values are for lamp (Refer to Section 3.2 for further information).

Approval

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

Ta = 25 ± 2 °C


Parameter		Symbol		Value	Unit	Note	
		Symbol	Min.	Тур.	Max.	Offic	Note
Power Supply Voltage		VCCS	3.0	3.3	3.6	V	-
Ripple Voltage		V_{RP}	-	50	-	mV	-
Rush Current		I _{RUSH}	-	-	1.5	Α	(2)
Initial Stage Current		I _{IS}	ı	ı	1.0	Α	(2)
Dower Supply Current	White	loo	-	260	360	mA	(3)a
Power Supply Current	Black	lcc	-	370	450	mA	(3)b
LVDS Differential Input High Threshold		V _{TH(LVDS)}	-	-	+100	mV	(4), V _{CM} =1.2V
LVDS Differential Input Low Threshold		$V_{TL(LVDS)}$	-100	-	-	mV	(4) V _{CM} =1.2V
LVDS Common Mode Voltage		V_{CM}	1.125	-	1.375	V	(4)
LVDS Differential Input Voltage		V _{ID}	100	-	600	mV	(4)
LVDS Terminating Resistor		R_T	-	100	-	Ohm	-
Power per EBL WG		PEBL	-	3.79	-	W	(5)

Note (1) The ambient temperature is $Ta = 25 \pm 2$ °C.

Note (2) I_{RUSH}: the maximum current when VCCS is rising

 $\ensuremath{I_{\text{IS}}}\xspace$ the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.






Approval

②


VCCS rising time is 0.5ms






Approval

Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 \pm 2 °C, DC Current and f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.



Note (4) The parameters of LVDS signals are defined as the following figures.



- Note (5) The specified power are the sum of LCD panel electronics input power and the converter input power. Test conditions are as follows.
 - (a) VCCS = 3.3 V, Ta = $25 \pm 2 \,^{\circ}\text{C}$, $f_v = 60 \text{ Hz}$,
 - (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.
 - (c) Luminance: 60 nits.
 - (d) The inverter used is provided from $\underline{\text{Sumida}}.$






Approval

3.2 BACKLIGHT UNIT

|--|

Symbol		Value	Linit	Note	
Symbol	Min.	Тур.	Max.	Offic	Note
V_{L}	657	730	803	V_{RMS}	$I_{L} = 6.0 \text{ mA}$
I.	2.0	6.0	7.0	mΛ	(1),(2)
ΙL	3.0	0.0		IIIARMS	(1),(3)
\/	-	-	1180(25 °C)	V_{RMS}	(4)
٧s	ı	-	1640(0 °C)	V_{RMS}	(4)
F_L	45		80	KHz	(5)
L_BL	15,000	-	-	Hrs	(7)
P_{L}	-	4.38	-	W	(6), $I_L = 6.0 \text{ mA}$
	L _{BL}	V _L 657 I _L 2.0 3.0 V _S - F _L 45 L _{BL} 15,000	Symbol Min. Typ. V _L 657 730 I _L 2.0 6.0 3.0 - - V _S - - F _L 45 - L _{BL} 15,000 -	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Symbol Min. Typ. Max. Unit V _L 657 730 803 V _{RMS} I _L 2.0 6.0 7.0 mA _{RMS} V _S - - 1180(25 °C) V _{RMS} V _S - - 1640(0 °C) V _{RMS} F _L 45 80 KHz L _{BL} 15,000 - - Hrs

Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:



- Note (2) for burst mode inverter design
- Note (3) for continuous mode inverter design
- Note (4) The voltage that must be larger than Vs should be applied to the lamp for more than 1 second after startup. Otherwise, the lamp may not be turned on normally.
- Note (5) The lamp frequency may generate interference with horizontal synchronous frequency from the display, and this may cause line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (6) $P_L = I_L \times V_L$
- Note (7) The lifetime of lamp is defined as the time when it continues to operate under the conditions at Ta = 25 ± 2 °C and I_L = $6.0 \text{ mA}_{\text{RMS}}$ until one of the following events occurs:
 - (a) When the brightness becomes $\leq 50\%$ of its original value.
 - (b) When the effective ignition length becomes \leq 80% of its original value. (The effective ignition length is a scope that luminance is over 70% of that at the center point.)
- Note (8) The waveform of the voltage output of inverter must be area-symmetric and the design of the inverter must have specifications for the modularized lamp. The performance of the Backlight, such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for the lamp. All the parameters of an inverter should be carefully designed to avoid generating too much current leakage from high voltage output of the inverter. When designing or ordering the inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module should be operated in the same manners when it is installed in your instrument.





Global LCD Panel Exchange Center


Doc No.: 400035397 Issued Date: Dec. 21, 2009 Model No.: N156B3-L04


Approval

The output of the inverter must have symmetrical (negative and positive) voltage waveform and symmetrical current waveform. (Unsymmetrical ratio is less than 10%) Please do not use the inverter, which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may produce interface with horizontal synchronous frequency and as a result this may cause beat on the display. Therefore lamp frequency shall be as away possible from the horizontal synchronous frequency and from its harmonics in order to prevent interference.

Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its leakage current.

- a. The asymmetry rate of the inverter waveform should be 10% below;
- b. The distortion rate of the waveform should be within $\sqrt{2 \pm 10\%}$;
- c. The ideal sine wave form shall be symmetric in positive and negative polarities.





* Distortion rate


$$I_p (or I_{-p}) / I_{rms}$$




Approval

4. BLOCK DIAGRAM

4.1 TFT LCD MODULE



4.2 BACKLIGHT UNIT







Approval

5. INPUT TERMINAL PIN ASSIGNMENT


5.1 TFT LCD MODULE

Pin	Symbol	Description	Polarity	Remark
1	Vss	Ground		
2	Vcc	Power Supply +3.3 V (typical)		
3	Vcc	Power Supply +3.3 V (typical)		
4	V_{EDID}	DDC 3.3V Power		DDC 3.3V Power
5	NC	Non-Connection		
6	CLK _{EDID}	DDC Clock		DDC Clock
7	DATA _{EDID}	DDC Data		DDC Data
8	Rxin0-	LVDS Differential Data Input	Negative	R0~R5,G0
9	Rxin0+	LVDS Differential Data Input	Positive	
10	Vss	Ground		
11	Rxin1-	LVDS Differential Data Input	Negative	G1~G5, B0, B1
12	Rxin1+	LVDS Differential Data Input	Positive	
13	Vss	Ground		
14	Rxin2-	LVDS Differential Data Input	Negative	B2~B5, DE, Hsync, Vsync
15	Rxin2+	LVDS Differential Data Input	Positive	
16	Vss	Ground		
17	CLK-	LVDS Clock Data Input	Negative	LVDS Level Clock
18	CLK+	LVDS Clock Data Input	Positive	LVD3 Level Clock
19	Vss	Ground		
20	NC	Non-Connection		
21	NC	Non-Connection		
22	Vss	Ground		
23	NC	Non-Connection		
24	NC	Non-Connection		
25	Vss	Ground		
26	NC	Non-Connection		
27	NC	Non-Connection		
28	Vss	Ground		
29	NC	Non-Connection		
30	NC	Non-Connection		

Note (1) Connector Part No. JAE FI-XB30SL-HF10 or equivalent

Note (2) User's connector Part No: JAE-FI-X30M or equivalent

Note (3) The first pixel is odd as shown in the following figure.



13 / 30






Global LCD Panel Exchange Center

Doc No.: 400035397 Issued Date: Dec. 21, 2009 Model No.: N156B3-L04

Approval

5.2 TIMING DIAGRAM OF LVDS INPUT SIGNAL





Approval


5.3 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

									[Data		al							
Color		Red			Green				Blue										
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	Ö	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:			:	• :	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:		•	:	:	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	1			:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:		:		:	:	:	:	:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0 <	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	< :	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	: /	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage









5.4 EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

		& Display and FPDI standards.		
Byte #(decimal)	Byte #(hex)	Field Name and Comments	Value(hex)	Value(binary)
0	0	Header	00	00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3	3	Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8	8	EISA ID manufacturer name ("CMO")	0D	00001101
9	9	EISA ID manufacturer name (Compressed ASCII)	AF	10101111
10	0A	ID product code (N156B3-L04)	81	10000001
11	0B	ID product code (hex LSB first; N156B3-L04)	15	00010101
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed "00H")	04	00000100
17	11	Year of manufacture (fixed "00H")	13	00010011
18	12	EDID structure version # ("1")	01	00000001
19	13	EDID revision # ("3")	03	00000011
20	14	Video I/P definition ("digital")	80	10000000
21	15	Max H image size ("35cm")	23	00100011
22	16	Max V image size ("19cm")	13	00010011
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("Active off, RGB Color")	0A	00001010
25	19	Red/Green (Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0)	BD	10111101
26	1A	Blue/White (Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0)	C5	11000101
27		Red-x (Rx = "0.627")	A0	10100000
28	1C	Red-y (Ry = "0.331")	54	01010100
29	1D	Green-x (Gx = "0.292")	4A	01001010
30	1E	Green-y (Gy = "0.579")	94	10010100
31		Blue-x (Bx = "0.159")	28	00101000
32	20	Blue-y (By = "0.094)	18	00011000
33	21	White-x (Wx = "0.313")	50	01010000
34		White-y (Wy = "0.329")	54	01010100
35		Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37		Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	0000001
39	27	Standard timing ID # 1	01	0000001





Approval

28		ОРТ	OELECTRONICS CORP.		Approvai
42 2A Standard timing ID # 3 01 00000001 43 2B Standard timing ID # 3 01 00000001 44 2C Standard timing ID # 4 01 00000001 45 2D Standard timing ID # 5 01 00000001 46 2E Standard timing ID # 5 01 00000001 47 2F Standard timing ID # 6 01 00000001 48 30 Standard timing ID # 6 01 00000001 50 32 Standard timing ID # 7 01 00000001 51 33 Standard timing ID # 8 01 00000001 52 34 Standard timing ID # 8 01 00000001 53 35 Standard timing ID # 8 01 00000001 54 36 VESA CVT Rev1.1) 7E 0111111111111111111111111111111111111	40	28	Standard timing ID # 2	01	00000001
43 2B Standard timing ID # 3 01 00000001 44 2C Standard timing ID # 4 01 00000001 45 2D Standard timing ID # 5 01 00000001 46 2E Standard timing ID # 5 01 00000001 47 2F Standard timing ID # 6 01 00000001 49 31 Standard timing ID # 7 01 00000001 50 32 Standard timing ID # 7 01 00000001 51 33 Standard timing ID # 8 01 00000001 52 34 Standard timing ID # 8 01 00000001 53 35 Standard timing ID # 8 01 00000001 54 36 VESA CVT Rev1.1) 7E 01111110 55 37 # 1 Pixel clock (Nex LSB first) 1D 0001110 56 38 # 1 H active (*1366*) 56 0101010 57 39 # 1 H blank (*194*) 50 0101000 <	41	29	Standard timing ID # 2	01	0000001
44 2C Standard timing ID # 4 01 00000001 45 2D Standard timing ID # 5 01 00000001 47 2F Standard timing ID # 5 01 00000001 48 30 Standard timing ID # 6 01 00000001 49 31 Standard timing ID # 6 01 00000001 50 32 Standard timing ID # 7 01 00000001 51 33 Standard timing ID # 8 01 00000001 52 34 Standard timing ID # 8 01 00000001 53 35 Standard timing ID # 8 01 00000001 54 36 VESA CVT Rev1.1) 7E 01111110 55 37 # 1 Pixel clock (hex LSB first) 1D 00011101 56 38 # 1 H active ("1366") 56 01010110 57 39 # 1 H blank ("194") C2 11000010 58 3A # 1 H active : H blank ("4366:194") 50 01010000	42	2A	Standard timing ID # 3	01	00000001
45 2D Standard timing ID # 4 01 00000001 46 2E Standard timing ID # 5 01 00000001 47 2F Standard timing ID # 6 01 00000001 48 30 Standard timing ID # 6 01 00000001 50 32 Standard timing ID # 7 01 00000001 51 33 Standard timing ID # 8 01 00000001 52 34 Standard timing ID # 8 01 00000001 53 35 Standard timing ID # 8 01 00000001 54 36 VESA CVT Rev1.1) 7E 0111110 55 37 # 1 Pixel clock (fext LSB first) 1D 00000001 56 38 # 1 H active (*1366*)* 56 01010110 57 39 # 1 H balnk (*194") C2 1100010 58 3A # 1 H active : H blank (*1366:194") 50 0111000 59 3B # 1 V octive (*768") 50 01010100 <	43	2B	Standard timing ID # 3	01	00000001
46 2E Standard timing ID # 5 01 00000001 47 2F Standard timing ID # 6 01 00000001 48 30 Standard timing ID # 6 01 00000001 49 31 Standard timing ID # 7 01 00000001 50 32 Standard timing ID # 8 01 00000001 51 33 Standard timing ID # 8 01 00000001 52 34 Standard timing ID # 8 01 00000001 53 35 Standard timing ID # 8 01 00000001 54 36 VESA CVT Rev1.1) 7E 01111110 55 37 # 1 Pixel clock (hex LSB first) 1D 00011101 54 36 # 1 Pixel clock (hex LSB first) 1D 00111010 55 37 # 1 Pixel clock (hex LSB first) 1D 00111010 56 38 # 1 H active (* 1366*) 56 0101010 57 39 # 1 H bank (* 1366*) 56 0101010 <td>44</td> <td>2C</td> <td>Standard timing ID # 4</td> <td>01</td> <td>00000001</td>	44	2C	Standard timing ID # 4	01	00000001
47 2F Standard timing ID #5 01 00000001 48 30 Standard timing ID #6 01 00000001 50 32 Standard timing ID #7 01 00000001 51 33 Standard timing ID #7 01 00000001 52 34 Standard timing ID #8 01 00000001 53 35 Standard timing ID #8 01 00000001 54 36 VESA CVT Rev1.1) 7E 01111110 55 37 # 1 Pixel clock (inx LSB first) 1D 00011101 56 38 # 1 H active ("1366") 56 01010110 57 39 # 1 H balmk ("194") C2 11000010 58 3A # 1 H active : H blank ("1366:194") 50 01010000 59 3B # 1 V active ("768") 00 00000000 60 3C # 1 V blank ("38") 30 00110000 61 3D # 1 V active : V blank ("768:38") 30 00100000	45	2D	Standard timing ID # 4	01	00000001
48 30 Standard timing ID # 6 01 00000001 49 31 Standard timing ID # 6 01 00000001 50 32 Standard timing ID # 7 01 00000001 51 33 Standard timing ID # 8 01 00000001 52 34 Standard timing ID # 8 01 00000001 53 35 Standard timing ID # 8 01 00000001 54 36 Standard timing ID # 8 01 00000001 54 36 Standard timing ID # 8 01 00000001 54 36 Standard timing ID # 8 01 000000001 54 36 Standard timing ID # 8 01 000000001 55 31 Standard timing ID # 8 01 000000001 56 31 Standard timing ID # 8 01 000000000 56 31 I P lixel clock (kex LSB first) 1D 0011111 55 36 Standard timing ID # P P P P P P P P P P P P P P P P P P	46	2E	Standard timing ID # 5	01	00000001
48 30 Standard timing ID # 6 01 00000001 49 31 Standard timing ID # 6 01 00000001 50 32 Standard timing ID # 7 01 00000001 51 33 Standard timing ID # 8 01 00000001 52 34 Standard timing ID # 8 01 00000001 53 35 Standard timing ID # 8 01 00000001 54 36 VESA CVT Rev1.1) 7E 01111110 55 37 # 1 Pixel clock (hex LSB first) 1D 00001001 56 38 # 1 H active ("1366") 56 01010110 57 39 # 1 H blank ("194") C2 1100010 58 3A # 1 H active ("768") 00 0000000 59 3B # 1 V active ("768") 00 00101000 59 3B # 1 V active ("768") 00 0010010 60 3C # 1 V blank ("38") 26 00100110 61	47	2F	Standard timing ID # 5	01	00000001
49 31 Standard timing ID # 6 01 00000001 50 32 Standard timing ID # 7 01 00000001 51 33 Standard timing ID # 7 01 00000001 52 34 Standard timing ID # 8 01 00000001 53 35 Standard timing ID # 8 01 00000001 54 36 VESA CVT Rev1.1) 7E 01111110 55 37 # 1 Pixel clock (hex LSB first) 1D 00011101 56 38 # 1 H active ("1366") 56 01101100 57 39 # 1 H blank ("194") C2 11000010 58 3A # 1 H blank ("1366") 50 01010000 59 3B # 1 V active ("768") 00 00000000 60 3C # 1 V blank ("38") 30 00110000 61 3D # 1 H sync offset ("31") 1F 00101100 62 3E # 1 H sync offset : V sync offset : V sync width ("4: 12") 4C 01001100<		30		01	00000001
51 33 Standard timing ID #7 01 00000001 52 34 Standard timing ID #8 01 00000001 53 35 Standard timing ID #8 01 00000001 54 36 VESA CVT Rev1.1) 7E 01111110 55 37 # 1 Pixel clock (hex LSB first) 1D 00011101 56 38 # 1 H active ("1366") 56 01010110 57 39 # 1 H blank ("194") C2 11000010 58 3A # 1 H active : H blank ("1366 : 194") 50 01010000 59 3B # 1 V active : ("768") 00 00000000 60 3C # 1 V active : V blank ("768 : 38") 26 00100110 61 3D # 1 V active : V blank ("768 : 38") 30 00110000 62 3E # 1 H sync offset ("31") 1F 00011111 63 3F # 1 H sync offset : V sync o	49	31	Standard timing ID # 6	01	0000001
51 33 Standard timing ID # 8 01 00000001 52 34 Standard timing ID # 8 01 00000001 53 35 Standard timing ID # 8 01 00000001 54 36 VESA CVT Rev1.1) 7E 01111110 55 37 # 1 Pixel clock (hex LSB first) 1D 00011101 56 38 # 1 H active ("1366") 56 01010110 57 39 # 1 H bank ("194") C2 11000010 58 3A # 1 H active ("768") 00 0000000 59 3B # 1 V active ("768") 00 0000000 60 3C # 1 V blank ("38") 26 00100110 61 3D # 1 V active : V blank ("768:38") 30 00110000 62 3E # 1 H sync offset ("31") 1F 00011110 63 # 1 H sync offset ("65") 41 0100001 64 40 # 1 V sync offset : V sync pulse width ("4: 12") 4C 01001100 <t< td=""><td>50</td><td>32</td><td>Standard timing ID # 7</td><td>01</td><td>0000001</td></t<>	50	32	Standard timing ID # 7	01	0000001
52 34 Standard timing ID # 8 01 00000001 53 35 Standard timing ID # 8 01 00000001 54 36 VESA CVT Rev1.1) 7E 01111110 55 37 # 1 Pixel clock (hex LSB first) 1D 00011101 56 38 # 1 H active ("1366") 56 01010110 57 39 # 1 H balmk ("194") C2 11000010 58 3A # 1 H active : H blank ("1366:194") 50 01010000 59 3B # 1 V active : W blank ("38") 00 00000000 60 3C # 1 V blank ("38") 26 01001100 61 3D # 1 V active : V blank ("768:38") 30 00110000 62 3E # 1 H sync offset : V sync blank ("65") 41 01000001 64 40 # 1 V sync offset : V sync bulse width ("4: 12") 4C 01001100 65 41 1 V sync offset : V sync bulse width ("4: 12") 4C 01001100 65 41 H inage size ("344 mm"				01	00000001
53 35 Standard timing ID # 8		34	_	01	00000001
54 36 Detailed timing description # 1 Pixel clock ("75.5MHz", According to VESA CVT Rev1.1) 7E 01111110 55 37 # 1 Pixel clock (hex LSB first) 1D 00011101 56 38 # 1 H active ("1366") 56 01010110 57 39 # 1 H blank ("194") C2 11000010 58 3A # 1 H active : H blank ("366:194") 50 01010000 60 3C # 1 V blank ("38") 26 00100110 61 3D # 1 V active : V blank ("768:38") 30 00110000 62 3E # 1 H sync offset ("31") 1F 00011111 63 3F # 1 H sync offset ("65") 41 0100000 64 40 # 1 V sync offset : V sync pulse width ("4: 12") 4C 01001100 65 41 H sync pulse width ("4: 12") 4C 01001100 65 41 H sync pulse width ("4: 12") 4C 01001100 65 41 H sync pulse width ("4: 12") 4C 01001100 65 </td <td></td> <td>35</td> <td>-</td> <td>01</td> <td>00000001</td>		35	-	01	00000001
56 38 # 1 H active ("1366") 56 01010110 57 39 # 1 H blank ("194") C2 11000010 58 3A # 1 H active : H blank ("1366 :194") 50 01010000 59 3B # 1 V active : H blank ("768") 00 00000000 60 3C # 1 V blank ("38") 26 00100110 61 3D # 1 V active : V blank ("768 :38") 30 00110000 62 3E # 1 H sync offset ("31") 1F 00011111 63 3F # 1 H sync pulse width ("65") 41 01000001 64 40 # 1 V sync offset : V sync pulse width : V sync offset : V sync width ("31: 00 00000000 65 41 5: 12") 4C 01001100 66 42 # 1 H image size ("344 mm") 58 01011000 67 43 # 1 V image size ("193 mm") C1 11000001 68 44 # 1 H image size : V image size ("344 : 193") 10 00000000 69 45 # 1 H boarder ("0") 00 00000000 70 46 # 1 V boarder ("0") 00 00000000 71			Detailed timing description # 1 Pixel clock ("75.5MHz", According to	7E	01111110
57 39 # 1 H blank ("194") C2 11000010 58 3A # 1 H active : H blank ("1366 :194") 50 01010000 59 3B # 1 V active ("768") 00 00000000 60 3C # 1 V blank ("38") 26 00100110 61 3D # 1 V active : V blank ("768 :38") 30 00110000 62 3E # 1 H sync offset ("31") 1F 00011111 63 3F # 1 H sync pulse width ("65") 41 01000001 64 40 # 1 V sync offset : V sync pulse width ("4: 12") 4C 01001100 65 41 H sync offset : H sync pulse width : V sync offset : V sync width ("31: 00 00000000 00000000 66 42 # 1 H image size ("344 mm") 58 01011000 67 43 # 1 V image size ("193 mm") C1 11000001 68 44 # 1 H image size : V image size ("344 : 193") 10 00010000 69 45 # 1 H boarder ("0") 00 00000000 70 46 # 1 V boarder ("0") 00 00000000 71 47 Negatives 00 00000000	55	37	# 1 Pixel clock (hex LSB first)	1D	00011101
58 3A # 1 H active : H blank ("1366 :194") 50 01010000 59 3B # 1 V active ("768") 00 00000000 60 3C # 1 V blank ("38") 26 00100110 61 3D # 1 V active : V blank ("768 :38") 30 00110000 62 3E # 1 H sync offset ("31") 1F 00011111 63 3F # 1 H sync pulse width ("65") 41 01000001 64 40 # 1 V sync offset : V sync pulse width ("4 : 12") 4C 01001100 65 41 65 : 4 : 12") 4C 01001100 66 42 # 1 H image size ("344 mm") 58 01011000 67 43 # 1 V image size ("193 mm") C1 11000001 68 44 # 1 H image size : V image size ("344 : 193") 10 00010000 69 45 # 1 H boarder ("0") 00 00000000 70 46 # 1 V boarder ("0") 00 00000000 71 47 Negatives 00	56	38	# 1 H active ("1366")	56	01010110
59 3B # 1 V active ("768") 00 00000000 60 3C # 1 V blank ("38") 26 00100110 61 3D # 1 V active : V blank ("768:38") 30 00110000 62 3E # 1 H sync offset ("31") 1F 00011111 63 3F # 1 H sync pulse width ("65") 41 01000001 64 40 # 1 V sync offset : V sync pulse width : V sync offset : V sync width ("31: 00 00000000 65 41 85: 4: 12") 4C 01001100 65 42 # 1 H image size ("344 mm") 58 01011000 67 43 # 1 V image size ("193 mm") C1 11000001 68 44 # 1 H image size : V image size ("344 : 193") 10 00010000 69 45 # 1 H boarder ("0") 00 00000000 70 46 # 1 V boarder ("0") 00 00000000 71 47 Negatives 00 00000000 72 48 Detailed timing description # 2	57	39	# 1 H blank ("194")	C2	11000010
60 3C # 1 V blank ("38") 26 00100110 61 3D # 1 V active : V blank ("768:38") 30 00110000 62 3E # 1 H sync offset ("31") 1F 00011111 63 3F # 1 H sync pulse width ("65") 41 01000001 64 40 # 1 V sync offset : V sync pulse width ("4 : 12") 4C 01001100 65 41 55 : 4 : 12") 4C 01001100 65 42 # 1 H image size ("344 mm") 58 01011000 67 43 # 1 V image size ("193 mm") C1 11000001 68 44 # 1 H image size : V image size ("344 : 193") 10 00010000 69 45 # 1 H boarder ("0") 00 00000000 70 46 # 1 V boarder ("0") 00 00000000 71 47 Negatives 18 00011000 72 48 Detailed timing description # 2 00 00000000 73 49 # 2 Flag 00 00000000 74 4 F 2 Feig 00 00000000 75 4B # 2 FE (hex) defines ASCII string (Model Name "N156B3-L01", ASCII) FE 11111111 76 4C #	58	3A	# 1 H active : H blank ("1366 :194")	50	01010000
61 3D # 1 V active : V blank ("768 :38") 30 00110000 62 3E # 1 H sync offset ("31") 1F 00011111 63 3F # 1 H sync pulse width ("65") 41 01000001 64 40 # 1 V sync offset : V sync pulse width ("4 : 12") 4C 01001100 65 41 H sync offset : H sync pulse width : V sync offset : V sync width ("31: 00 00 00000000 66 42 # 1 H image size ("344 mm") 58 01011000 67 43 # 1 V image size ("193 mm") C1 11000001 68 44 # 1 H image size : V image size ("344 : 193") 10 00010000 69 45 # 1 H boarder ("0") 00 00000000 70 46 # 1 V boarder ("0") 00 00000000 71 47 Negatives 00 00000000 72 48 Detailed timing description # 2 00 00000000 73 49 # 2 Flag 00 00000000 74 4A # 2 Reserved 00 000000000 75 4B	59	3B	# 1 V active ("768")	00	00000000
62 3E # 1 H sync offset ("31") 1F 00011111 63 3F # 1 H sync pulse width ("65") 41 01000001 64 40 # 1 V sync offset : V sync pulse width ("4 : 12") 4C 01001100 65 41 65 : 4 : 12") 00 00000000 66 42 # 1 H image size ("344 mm") 58 01011000 67 43 # 1 V image size ("193 mm") C1 11000001 68 44 # 1 H image size : V image size ("344 : 193") 10 00010000 69 45 # 1 H boarder ("0") 00 00000000 70 46 # 1 V boarder ("0") 00 00000000 71 47 Negatives 18 00011000 72 48 Detailed timing description # 2 00 00000000 73 49 # 2 Flag 00 00000000 74 4A # 2 Reserved 00 00000000 75 4B # 2 FE (hex) defines ASCII string (Model Name "N156B3-L01", ASCII) FE 11111110 76 4C # 2 Flag 00	60	3C	# 1 V blank ("38")	26	00100110
63 3F # 1 H sync pulse width ("65") 41 01000001 64 40 # 1 V sync offset : V sync pulse width ("4 : 12") 4C 01001100 65 41 65 : 4 : 12") 00 00000000 65 41 65 : 4 : 12") 58 01011000 66 42 # 1 H image size ("193 mm") C1 11000001 68 44 # 1 H image size : V image size ("344 : 193") 10 00010000 69 45 # 1 H boarder ("0") 00 00000000 70 46 # 1 V boarder ("0") 00 00000000 71 47 Negatives 18 00011000 72 48 Detailed timing description # 2 00 00000000 73 49 # 2 Flag 00 00000000 74 4A # 2 Reserved 00 00000000 75 4B # 2 FE (hex) defines ASCII string (Model Name "N156B3-L01", ASCII) FE 11111110 76 4C # 2 Flag 00 00000000 77 4D # 2 1st character of name ("N") 4E	61	3D	# 1 V active : V blank ("768 :38")	30	00110000
64 40 #1 V sync offset: V sync pulse width ("4:12")	62	3E	# 1 H sync offset ("31")	1F	00011111
# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("31: 00 00000000 65 41 65 : 4 : 12") 58 01011000 66 42 # 1 H image size ("344 mm") 58 01011000 67 43 # 1 V image size ("193 mm") 68 44 # 1 H image size : V image size ("344 : 193") 10 00010000 69 45 # 1 H boarder ("0") 00 00000000 70 46 # 1 V boarder ("0") 00 00000000 70 46 # 1 V boarder ("0") 00 00000000 71 47 Negatives 18 00011000 72 48 Detailed timing description # 2 00 00000000 73 49 # 2 Flag 00 00000000 74 4A # 2 Reserved 00 00000000 75 4B # 2 FE (hex) defines ASCII string (Model Name "N156B3-L01", ASCII) FE 11111110 76 4C # 2 Flag 00 00000000 77 4D # 2 1st character of name ("N") 4E 01001110 78 4E # 2 2nd character of name ("1") 31 00110001 79 4F # 2 3rd character of name ("5") 35 00110101 80 50 # 2 4th character of name ("6") 42 01000010	63	3F	# 1 H sync pulse width ("65")	41	01000001
65 41 65:4:12") 00 00000000 66 42 # 1 H image size ("344 mm") 58 01011000 67 43 # 1 V image size ("193 mm") C1 11000001 68 44 # 1 H image size : V image size ("344 : 193") 10 00010000 69 45 # 1 H boarder ("0") 00 00000000 70 46 # 1 V boarder ("0") 00 00000000 71 47 Negatives 18 00011000 72 48 Detailed timing description # 2 00 00000000 73 49 # 2 Flag 00 00000000 74 4A # 2 Reserved 00 00000000 75 4B # 2 FE (hex) defines ASCII string (Model Name "N156B3-L01", ASCII) FE 11111110 76 4C # 2 Flag 00 00000000 77 4D # 2 1st character of name ("N") 4E 01001110 78 4E # 2 2nd character of name ("1") 31 00110001 79 4F # 2 3rd character of name ("6") 36 00110110 80 50 # 2 4th character of name ("6") 36 00110110	64	40	# 1 V sync offset : V sync pulse width ("4 : 12")	4C	01001100
67	65	41		00	00000000
68 44 # 1 H image size : V image size ("344 : 193") 10 00010000 69 45 # 1 H boarder ("0") 00 00000000 70 46 # 1 V boarder ("0") 00 00000000 71 47 Negatives 18 00011000 72 48 Detailed timing description # 2 00 00000000 73 49 # 2 Flag 00 00000000 74 4A # 2 Reserved 00 00000000 75 4B # 2 FE (hex) defines ASCII string (Model Name "N156B3-L01", ASCII) FE 11111110 76 4C # 2 Flag 00 00000000 77 4D # 2 1st character of name ("N") 4E 01001110 78 4E # 2 2nd character of name ("5") 35 00110101 80 50 # 2 4th character of name ("6") 36 00110110 81 51 # 2 5th character of name ("B") 42 01000010	66	42	# 1 H image size ("344 mm")	58	01011000
69	67	43	# 1 V image size ("193 mm")	C1	11000001
70 46 # 1 V boarder ("0") 00 00000000 71 47 Non-interlaced, Normal, no stereo, Separate sync, H/V pol 18 00011000 72 48 Detailed timing description # 2 00 00000000 73 49 # 2 Flag 00 00000000 74 4A # 2 Reserved 00 00000000 75 4B # 2 FE (hex) defines ASCII string (Model Name "N156B3-L01", ASCII) FE 11111110 76 4C # 2 Flag 00 00000000 77 4D # 2 1st character of name ("N") 4E 01001110 78 4E # 2 2nd character of name ("1") 31 00110001 79 4F # 2 3rd character of name ("5") 35 00110101 80 50 # 2 4th character of name ("6") 36 00110110 81 51 # 2 5th character of name ("B") 42 01000010	68	44	# 1 H image size : V image size ("344 : 193")	10	00010000
# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol 47 Negatives 72 48 Detailed timing description # 2 73 49 # 2 Flag 74 4A # 2 Reserved 75 4B # 2 FE (hex) defines ASCII string (Model Name "N156B3-L01", ASCII) 76 4C # 2 Flag 77 4D # 2 1st character of name ("N") 78 4E # 2 2nd character of name ("1") 79 4F # 2 3rd character of name ("5") 80 50 # 2 4th character of name ("6") 81 51 # 2 5th character of name ("B") 40 00011000 18 00000000 18 000000000 18 000000000 18 000000000 18 000000000 18 000000000 18 000000000 18 000000000 18 000000000 18 000000000 18 000000000 18 000000000 18 000000000 18 0000000000	69	45	# 1 H boarder ("0")	00	00000000
71 47 Negatives 18 00011000 72 48 Detailed timing description # 2 00 00000000 73 49 # 2 Flag 00 00000000 74 4A # 2 Reserved 00 00000000 75 4B # 2 FE (hex) defines ASCII string (Model Name "N156B3-L01", ASCII) FE 11111110 76 4C # 2 Flag 00 00000000 77 4D # 2 1st character of name ("N") 4E 01001110 78 4E # 2 2nd character of name ("1") 31 00110001 79 4F # 2 3rd character of name ("5") 35 00110101 80 50 # 2 4th character of name ("6") 36 00110110 81 51 # 2 5th character of name ("B") 42 01000010	70	46		00	00000000
73 49 #2 Flag 00 00000000 74 4A #2 Reserved 00 00000000 75 4B #2 FE (hex) defines ASCII string (Model Name "N156B3-L01", ASCII) FE 11111110 76 4C #2 Flag 00 00000000 77 4D #2 1st character of name ("N") 4E 01001110 78 4E #2 2nd character of name ("1") 31 00110001 79 4F #2 3rd character of name ("5") 35 00110101 80 50 #2 4th character of name ("6") 36 00110110 81 51 #2 5th character of name ("B") 42 01000010	71	47		18	00011000
74 4A # 2 Reserved 00 000000000 75 4B # 2 FE (hex) defines ASCII string (Model Name "N156B3-L01", ASCII) FE 11111110 76 4C # 2 Flag 00 00000000 77 4D # 2 1st character of name ("N") 4E 01001110 78 4E # 2 2nd character of name ("1") 31 00110001 79 4F # 2 3rd character of name ("5") 35 00110101 80 50 # 2 4th character of name ("6") 36 00110110 81 51 # 2 5th character of name ("B") 42 01000010	72	48	Detailed timing description # 2	00	00000000
75 4B # 2 FE (hex) defines ASCII string (Model Name "N156B3-L01", ASCII) FE 11111110 76 4C # 2 Flag 00 000000000 77 4D # 2 1st character of name ("N") 4E 01001110 78 4E # 2 2nd character of name ("1") 31 00110001 79 4F # 2 3rd character of name ("5") 35 00110101 80 50 # 2 4th character of name ("6") 36 00110110 81 51 # 2 5th character of name ("B") 42 01000010	73	49	# 2 Flag	00	00000000
76 4C # 2 Flag 00 00000000 77 4D # 2 1st character of name ("N") 4E 01001110 78 4E # 2 2nd character of name ("1") 31 00110001 79 4F # 2 3rd character of name ("5") 35 00110101 80 50 # 2 4th character of name ("6") 36 00110110 81 51 # 2 5th character of name ("B") 42 01000010	74	4A	# 2 Reserved	00	00000000
77 4D # 2 1st character of name ("N") 4E 01001110 78 4E # 2 2nd character of name ("1") 31 00110001 79 4F # 2 3rd character of name ("5") 35 00110101 80 50 # 2 4th character of name ("6") 36 00110110 81 51 # 2 5th character of name ("B") 42 01000010	75	4B	# 2 FE (hex) defines ASCII string (Model Name "N156B3-L01", ASCII)	FE	11111110
78	76	4C	# 2 Flag	00	00000000
79 4F # 2 3rd character of name ("5") 35 00110101 80 50 # 2 4th character of name ("6") 36 00110110 81 51 # 2 5th character of name ("B") 42 01000010	77	4D	# 2 1st character of name ("N")	4E	01001110
80 50 # 2 4th character of name ("6") 36 00110110 81 51 # 2 5th character of name ("B") 42 01000010	78	4E	# 2 2nd character of name ("1")	31	00110001
81 51 # 2 5th character of name ("B") 42 01000010	79	4F	# 2 3rd character of name ("5")	35	00110101
or we are managed or marine (B)	80	50	# 2 4th character of name ("6")	36	00110110
82 52 # 2 6th character of name ("3") 33 00110011	81	51	# 2 5th character of name ("B")	42	01000010
	82	52	# 2 6th character of name ("3")	33	00110011



Global LCD Panel Exchange Center

Doc No.: 400035397 Issued Date: Dec. 21, 2009 Model No.: N156B3-L04

Approval

	OFI	DECECTRONICS CORP.		Appiovai
83	53	# 2 7th character of name ("-")	2D	00101101
84	54	# 2 8th character of name ("L")	4C	01001100
85	55	# 2 9th character of name ("0")	30	00110000
86	56	# 2 9th character of name ("4")	34	00110100
87	57	# 2 New line character indicates end of ASCII string	0A	00001010
88		# 2 Padding with "Blank" character	20	00100000
89	59	# 2 Padding with "Blank" character	20	00100000
90	5A	Detailed timing description # 3	00	00000000
91	5B	# 3 Flag	00	00000000
92		# 3 Reserved	00	00000000
93	5D	# 3 FE (hex) defines ASCII string (Vendor "CMO", ASCII)	FE	11111110
94		# 3 Flag	00	00000000
95		# 3 1st character of string ("C")	43	01000011
96		# 3 2nd character of string ("M")	4D	01001101
97		# 3 3rd character of string ("O")	4F	01001111
98		# 3 New line character indicates end of ASCII string	0A	00001010
99		# 3 Padding with "Blank" character	20	00100000
100		# 3 Padding with "Blank" character	20	00100000
101		# 3 Padding with "Blank" character	20	00100000
102		# 3 Padding with "Blank" character	20	00100000
103		# 3 Padding with "Blank" character	20	00100000
104		# 3 Padding with "Blank" character	20	00100000
105		# 3 Padding with "Blank" character	20	00100000
106		# 3 Padding with "Blank" character	20	00100000
107		# 3 Padding with "Blank" character	20	00100000
108		Detailed timing description # 4	00	00000000
109		# 4 Flag	00	00000000
110		# 4 Reserved	00	00000000
111		# 4 FE (hex) defines ASCII string (Model Name"N156B3-L01", ASCII)	FE	11111110
112		# 4 Flag	00	00000000
113		# 4 1st character of name ("N")	4E	01001110
114		# 4 2nd character of name ("1")	31	00110001
115		# 4 3rd character of name ("5")	35	00110101
116		# 4 4th character of name ("6")	36	00110110
117		# 4 5th character of name ("B")	42	01000010
118		# 4 6th character of name ("3")	33	00110011
119		# 4 7th character of name ("-")	2D	00101101
120		# 4 8th character of name ("L")	4C	01001100
121		# 4 9th character of name ("0")	30	00110000
122		# 4 9th character of name ("4")	34	00110100
123		# 4 New line character indicates end of ASCII string	0A	00001010
124		# 4 Padding with "Blank" character	20	00100000
125	7D	# 4 Padding with "Blank" character	20	00100000
126	7E	Extension flag	00	00000000
127	7F	Checksum	C4	11000100
	_ , ,	on one and		1



Global LCD Panel Exchange Center

Doc No.: 400035397 Issued Date: Dec. 21, 2009 Model No.: N156B3-L04

Approval

6. INTERFACE TIMING


6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	50	75.5	80	MHz	(2)
	Vertical Total Time	TV	778	806	888	TH	-
	Vertical Active Display Period	TVD	768	768	768	TH	-
DE	Vertical Active Blanking Period	Vertical Active Blanking Period TVB TV-TVD 38 TV-TVD	TH				
DE	Horizontal Total Time	TH	1446	1560	1936	Tc	(2)
	Horizontal Active Display Period	THD	1366	1366	1366	Tc	(2)
	Horizontal Active Blanking Period	THB	TH-THD	194	TH-THD	Tc	(2)

The input signal timing specifications are shown as the following table and timing diagram.


INPUT SIGNAL TIMING DIAGRAM





Approval

6.2 POWER ON/OFF SEQUENCE



Timing Specifications:

0.5< t1 <= 10 msec

0 < t2 <= 50 msec

 $0 < t3 \le 50 \text{ msec}$

t4 >= 500 msec

t5 >= 200 msec

t6 >= 200 msec

- Note (1) Please follow the power on/off sequence described above. Otherwise, the LCD module might be damaged.
- Note (2) Please avoid floating state of interface signal at invalid period. When the interface signal is invalid, be sure to pull down the power supply of LCD Vcc to 0 V.
- Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the interface signal is valid. The Backlight inverter power must be turned off before the power supply for the logic and the interface signal is invalid.
- Note (4) Sometimes some slight noise shows when LCD is turned off (even backlight is already off). To avoid this phenomenon, we suggest that the Vcc falling time is better to follow 50us ≤ t7 ≤ 10 ms.





Approval

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit			
Ambient Temperature	Та	25±2	°C			
Ambient Humidity	На	50±10	%RH			
Supply Voltage	V_{CC}	3.3	V			
Input Signal	According to typical v	alue in "3. ELECTRICAL (CHARACTERISTICS"			
Inverter Current	IL	6.0	mA			
Inverter Driving Frequency	FL	KHz				
Inverter	Sumida-H05-4915					

The measurement methods of optical characteristics are shown in Section 7.2. The following items should be measured under the test conditions described in Section 7.1 and stable environment shown in Note (6).


7.2 OPTICAL SPECIFICATIONS

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		350	500	-	ı	(2), (5),(8)
Response Time		T_R		-	3	8	ms	(3),(8)
		T _F		-	7	12	ms	(3),(6)
Average Luminance of White		Lave		175	220	-	cd/m ²	(4), (6),(8)
	Red	Rx	0 00 0 00		0.627		1	
Color	Neu	Ry	$\theta_x = 0^\circ$, $\theta_Y = 0^\circ$		0.331		-	
	Green	Gx	Viewing Normal Angle		0.292		-	
		Gy		TYP.	0.579	TYP.	-	(1),(8)
Chromaticity	Blue	Bx		-0.03	0.159	+0.03	-	(1),(0)
Chilomaticity		Ву			0.094		-	
	White	Wx			0.313		-	
		Wy			0.329		-	
	Color Gamut	C.G.		54	60		%	(8), (7)
	Horizontal	θ_x +		40	45	-		
Viewing Angle	Horizoniai	θ_{x} -	OD>10	40	45	-	Dan	(1),(5),
Viewing Angle	Vertical	θ _Y +	CR≥10	15	20	-	Deg.	(8)
	vertical	θ_{Y} -		40	45	-		
White Variation	of 5 Points	δW_{5p}	θ _x =0°, θ _Y =0°	75	85	-	%	(5),(6) , (8)





Note (1) Definition of Viewing Angle (θx , θy):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F) :





Approval

Note (4) Definition of Average Luminance of White (L_{AVE}):


Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

 $L\left(x\right)$ is corresponding to the luminance of the point X at Figure in Note (6)

Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.



Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points


 $\delta W_{5p} = \{ Minimum [L (1) + L (2) + L (3) + L (4) + L (5)] / Maximum [L (1) + L (2) + L (3) + L (4) + L (5)] \}^* + 100\% \}$



Global LCD Panel Exchange Center

Doc No.: 400035397 Issued Date: Dec. 21, 2009 Model No.: N156B3-L04





: Test Point X=1 to 13

Active area

Note (7) Definition of color gamut (C.G%):


C.G%= RGB/ $R_0 G_0 B_0,*100\%$

R₀, G₀, B₀: color coordinates of red, green, and blue defined by NTSC, respectively.

R, G, B: color coordinates of module on 63 gray levels of red, green, and blue, respectively.

 R_0 G_0 B_0 : area of triangle defined by R_0 , G_0 , B_0

R G B: area of triangle defined by R, G, B



Note(8) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.



Approval

8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the lamp wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of lamp will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.


25/30



Approval

9. PACKING9.1 CARTON

- (1) Box Dimensions : 489(L)*382(W)*320(H)
- (2) 15 modules/Carton






Figure. 10-1 Packing method





Approval

9.2 PALLET




Figure. 10-2 Packing method




Approva


10. DEFINITION OF LABELS

10.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N156B3 L04
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.



- (d) Production Location: MADE IN XXXX. XXXX stands for production location.
- (e) UL logo: "AAAA" especially stands for panel manufactured by CMO China satisfying UL requirement. "LEOO" and "COCKN" is the CMO's UL factory code for Ningbo factory...

Serial ID includes the information as below:

(a) Manufactured Date: Year: 1~9, for 2001~2009

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.





Approval

10.2 CARTON LABEL

m		
CHI MEI OPTOELECTR	ONICS	
PO.NO		
Part ID.		
Model Name	N156B3-L04	
Carton ID.	Quantiti	es <u>20</u>
		GP
	Made in XXXX	RoHS

